


1 Single-Cycle CPU

- 1.1 For this worksheet, we will be working with the following single-cycle CPU datapath:



- (a) On the datapath above, fill in each **round** box with the name of the datapath component, and each **square** box with the name of the control signal.
- (b) Explain what happens in each datapath stage.

IF Instruction Fetch

- send addr to IMEM, read at that addr
 (get instruction to execute)
 Generate control signals & read Regfile based on
 (figure out what to do w/ inst.)

ID Instruction Decode

Perform ALU op & branch comp.
 (do computations)


EX Execute

Read / Write from memory
 (same x)

MEM Memory

Write Back PC+4, ALU computation, or read data
 to RegFile
 (store necessary values back)

WB Writeback

Explained

PC: program counter
 - current inst. addr.

IMEM: Instruction Memory
 - inst. address $\xrightarrow{\text{read}}$ instruction
 \uparrow addr \downarrow machine code

RegFile: Register File

- our 32 RISC-V registers
 - read & write to them

Imm Gen: Immediate Generator
 - Create 32-bit immediate
 from machine code

Br Comp: Branch Comparator
 - evaluate branching conditions

ALU: Arithmetic Logic Unit

- arith. operations +, -, \times , \div , etc.

DMEM: Data Memory
 - where Data (not machine code)
 is stored (e.g. arrays[])

- [1.2] Fill out the following table with the control signals for each instruction based on the datapath on the previous page. Wherever possible, use * to indicate that what this signal is does not matter.

	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBsel
add	*	*	0	*	*	0	0	add	0	1	1
ori											
lw	*	*	0	S	*	0	1	add	1	0	*
sw				SB	*	1	1	add	0	0	*
beq	1/0	*	1/0	VJ	*	1	1	add	0	1	*
jal	*	*	1		*	1	1	add	0	1	0
bltu											

- [1.3] Clocking Methodology

↑ now switch next inst based on computation
 notice write always matters
 (can't just write to mem/reg whenever we want)

For this exercise, assume the delay for each stage in the datapath is as follows:

IF: 200 ps ID: 100 ps EX: 200 ps MEM: 200 ps WB: 100 ps

- (a) Mark the stages of the datapath that the following instructions use and calculate the total time needed to execute the instruction.

	IF	ID	EX	MEM	WB	Total Time
add	X	X	X		X	600
ori						
lw	X	X	X	X	X	800
sw	X	X	X	X		700
beq	X	X	X			500
jal	X	X	X		X	600
bltu						

- (b) Which instruction(s) exercise the critical path?

- lw (not shown, but can do same thing as others)

- (c) What is the fastest you could clock this single cycle datapath?

$$1/800\text{ps} = 1.25\text{GHz}$$

- (d) Why is the single cycle datapath inefficient?

idle components


- (e) How can you improve its performance? What is the purpose of pipelining?

Pipeline, make use of idle components
 → do mult inst. at same time.

pipeline, make use of idle components
→ do mult inst. at same time.

Add

* = "operation" Signal * = used control signal



SW

